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ABSTRACT 
Random-access memory (RAM) testing to detect 
unrestricted pattern-sensitive faults (PSFs) is imprac-
tical due to the size of the memory checking sequence 
required. A formal model for restricted PSFs in RAMs 
called adjacent-pattern interference faults (APIFs) is 
presented. A test algorithm capable of detecting APIFs 
in RAMs requiring a minimum number of memory operations 
is then developed. 
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CHAPTER 1 
INTRODUCTION 
Rapid advances in semiconductor technology have led 
to a trend toward larger and denser memories. This is 
evidenced by the fact that 16K Random-Access Memories 
(RAMs) are in widespread commercial use and 64K RAM chips 
are now available from most semiconductor manufacturers. 
An indirect result of this growth is not only a higher 
incidence of failure but an increase in the complexity 
of the failure modes themselves. This fact coupled with 
the increase in the number of storage elements in the 
memory to test have resulted in escalating testing costs 
(Srini 1977). 
At this same time memories are being designed into 
an increasing number of different types of electronic 
equipment. Although responsibility for memory testing 
first belongs to the device manufacturer, it is the 
end-product manufacturer and the purchaser who must 
ultimately deal with the problem of memory reliability 
(Rosenfield 1979). RAMs are inherently less reliable 
than other commonly used integrated circuits (ICs) and 
2 
account for a disproportionate number of failures in 
computers and other electronic systems. This is due to 
the large number of devices contained on each RAM chip 
coupled with the large number of RAM chips used in most 
applications. In one study by J. B. Clary and R. A. 
Sacane (1979), memory failures accounted for up to 94% 
of the total failures in a PDP-11/70 computer system. 
It is this problem of reliability combined with testing 
complexity which makes memory testing a subject of 
continuing interest. 
This paper deals with a class of failures known as 
pattern sensitive failures (PSFs) which occur in the 
memory array portion of the RAM chip. PSFs are caused 
by device anomalies and parasitic effects which can make 
the memory sensitive to both data patterns and the 
sequence of memory accesses. Although this class of 
faults represents only one of many which can occur in a 
RAM chip, it poses the most time consuming and therefore 
the most costly testing problem. 
There can be 2N different patterns of data in a 
memory of N cells. This is further complicated when the 
sequence of memory accesses is taken into account. 
Hayes (1975) formalized this problem by defining a 
sequential machine with 2N states and 3N inputs. If 
PSFs are considered unrestricted, he calculated that a 
3 
checking sequence of length (3N2 + 2N)2N would be 
required. This results in test algorithms which are 
computationally infeasible (Anderson 1972 ;, Srini 1976). 
In practice, therefore, restrictions must be placed 
on the number of test patterns used to perform pattern 
sensitivity testing. An algorithm for memory testing 
based on the assumption that PSFs occur only among 
adjacent cells will be developed. This restriction 
which will heretofore be referred to as adjacent-pattern 
interference faults (APIFs). It is justifiable since 
charge leakage, parasitic capacitance and other phenomena 
to which pattern sensitive faults are attributed are 
likely to affect the contents of the immediate neighbor 
cell(s) whether or not other, more distant cells in the 
memory are similarly affected (Srini 1977). 
The memory testing algorithm developed is considered 
optimal £or the restricted neighborhood model presented. 
In the sense that a minimal number of RAM read/write 
operations are required. 
CHAPTER 2 
RAM TESTING 
Commercially available RAMs are comprised of a 
two-dimensional memory cell array, row and column 
address decoder, write driver, sense amplifier and 
1/0 port, as illustrated in Figure 1 (Thatte 1977). A 
memory cell array consists of n rows and m columns whereby 
a particular cell is accessed by addressing the row and 
column corresponding to the cell and activating the 
desired operation mode, either read or write. 
RAM testing involves the application of selected 
test algorithms to detect or locate faults. These test 
algorithms are comprised of a sequence of write and 
read operations to the memory cell array and can be 
conceptually divided into three categories (Suk 1978; 
Thatte 1977): 
1. Functional testing: the test must detect 
physical failures which cause the RAM to function 
incorrectly; e.g., faults in memory cells, address logic, 
sense ampli£iers, write drivers,, noise coupling between 
cells, etc. 
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?.. Pattern sensitivity testing: even though a 
RAM has no physical failure, there could be device 
anomalies and parasitic effects which could make its 
dynamic behavior sensitive to data and/or patterns. 
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3. D.C. parameter testing: the D.C. parameters 
like power dissipation, fan out capabilities, noise 
margins and leakage currents must be checked. Since 
D.C. parameter testing is usually not a major RAM test-
ing problem area, it will not be dealt with here. 
Functional Testing 
Functional tests for the memory cell array have been 
developed to detect the following types of faults: 
1. One or more cells are stuck-at-zero or 
stuck-at-one (these faults are called cell 
s·tuck-at-faults). It should be emphasized that when 
a cell is stuck-at-x, then it will remain at x state, 
independent of reads and writes to any cell of the 
memory. 
2. One or more cells fail to undergo a 0 to 1 and/or 
1 to 0 transition, when the complement of the contents 
of the memory cell are written into the cell (these 
faults are called transition faults). 
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3. There exist two or more cells which are 
coupled. By this it is meant that a O to 1 or 1 to 0 
transition in a cell changes the state of another cell 
in the memory, independent of the contents 0£ other 
cells. This does not imply that if a transition in the 
state of cell C. changes the state of cell C., then a 
l J ' 
transition in the state of cell C. changes the state of 
J 
cell Ci (these faults are called coupling faults) 
(Suk 1978). 
Three of the most widely known and frequently used 
tests for semiconductor memories are the Marching Ones 
and Zeros, the Walking Ones and Zeros and the Galloping 
Ones and Zeros tests. These tests and variations of 
them are commonly used to test for interaction between 
pairs of cells in the memory. 
The Marching Ones and Zeros is a basic test of memory 
to reasonably assure that it is functional (that is, 
the addressing is operational and each cell can be read 
and written in the zero/one state). The memory is first 
written to the all-zeros state. Then sequentially, 
starting at the first address, a zero is read and a one 
is written. This sequence is continued to the last loca-
tion (i.e., until the memory is full of ones). Then, 
starting at the last location, a one is read and a zero 
is written. The address is reduced one location and the 
8 
sequence is repeated until the first location is reached. 
This over~ll sequence is then repeated with the data 
reversed. 
As the memory is being scanned in the ascending 
direction, any effect on a location above will be 
detected when it is eventually read. If the e£fect is 
on a location below, it will not be detected until the 
memory is scanned in reverse. This by no means tests 
everything or all interactions, but does reasonably 
assure that the memory is working and that no defective 
elements are present. This is illustrated in Figure 2 
using a 16-cell RAM array where the first cell,. c0 , is 
in the upper left hand corner and the fourth cell, c3 , 
is in the upper right hand corner of the memory array. 
The Walking Ones and Zeros test is much more exten-
sive than the marching ones and zeros. Initially, all 
locations are written to a "background" pattern of all 
zeros and verified. Then starting at the first location, 
a "test cell" of one is written. All other locations in 
the memory are sequentially read to verify that they 
still contain the background pattern of all zeros. The 
"test cell" one is then read and written back to a zero. 
After this first iteration, it is known that writing a 
one in the first location does not affect any other 
location and reading in all other locations does not 
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affect the first location. This sequence is then 
repeated for every location in the memory. At the com-
pletion of a walking one through a field of zeros, the 
patterns are reversed and a zero is walked through a 
field of ones. Overall, this test sequence results in 
2(N2 + 4N) operations where N is the number of locations 
in the memory. 
The Galloping Ones and Zeros (GALPAT) is a test 
pattern that includes testing all possible address 
transitions. It uses the same data pattern sequence as 
walking ones and zeros. Initially, all locations are 
written to a background pattern of zeros. Then, starting 
with the first location (cell O), a test cell of one is 
written followed by a read-sequence of read cell one, 
read cell zero (test cell), read cell two, read cell zero, 
etc., until every cell in the memory is read alternately 
with the test cell. The test cell is then moved to the 
second location and the sequence repeated, making the 
same alternating checks with respect to the second loca-
tion. This process is . repeated for all memory locations. 
The patterns are then reversed and the overall sequence 
is repeated (Colbourne, Coverley, and Behera 1974; 
Hnatek 1975). See Figure 3. 
The GALPAT is the most extensive and complete of the 
three, however, it requires approximately 4 2 operations 
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and therefore is not practical for large RAMs. For 
example, application of GALPAT to a 16K RAM with a 500 
nanosecond access time requires over eight minutes. 
Numerous other test procedures for functional faults have 
been developed, however, the most comprehensive of these 
have been variations of GALPAT and require similarly long 
execution times. 
Pattern Sensitive Faults 
Pattern sensitive faults (PSFs) are caused by device 
anomalies such as dynamic timing parameters, current 
leakage and parasitic capacitance. As discussed earlier, 
it is impractical to attempt to detect unrestricted 
PSFs due to the length of the required test sequence. 
Therefore, the approach which will be used is to check 
for all possible dynamic patterns occurring within a 
restricted neighborhood of each memory cell of the RAM 
under test. 
For the purpose of this paper, the neighborhood will 
be restricted to memory cells immediately adjacent to 
the cell under test and faults in this neighborhood will 
be referred to as Adjacent Pattern Interference Faults 
(APIFs). An APIF is one in which the content of a 
memory cell, say C., changes as a result of certain 
1 
patterns of zeros, ones, zero-to-one transitions and 
one-to-zero transitions occurring in those cells 
immediately adjacent to C. (Patch 1980). 
1 
As is readily apparent, those tests developed for 
13 
functional testing are ineffective in detecting PSFs. 
For this reason, test algorithms developed specifically 
for PSFs are necessary. 
Unlike tests for functional faults, which tend to 
treat the memory as a "black box", tests for PSFs assume 
that the layout of the memory cell array is known. 
Knowledge about the RAM's internal architecture is 
necessary in order to restrict the neighborhood across 
which all interference is presumed to take place. 
J. P. Hayes of the University of Southern California 
first developed a general memory failure model in 1975. 
It was based on checking experiments for sequential 
machines and resulted in a comprehensive but impracti-
cally large test sequence. In a more recent work, Hayes 
(1980) presented a single pattern sensitive fault model 
and developed an optimal test sequence based on 
non-overlapping (tiling) neighborhoods. In 1976, V. P. 
Srini at Virginia Polytechnic Institute presented a set 
of 32 heuristically determined memory assignments to 
detect APIFs in a nine-cell neighborhood. While con-
centrating on providing every combination of Os and ls 
in each row 0£ the neighborhood, the sequence of the 
14 
memory operations was presumed not to be a factor. In 
the most recent and technically advanced work on PSFs 
to date, D. S. Suk (1978) developed test algorithms to 
detect and locate neighborhood PSFs. Their algorithms 
were based on a fault model which presumed that APIFs 
were such that a zero-to-one (one-to-zero) transition 
in one cell could cause an adjacent cell to change from 
one to zero or zero to one. It is the intent of this 
paper to assume an alternative fault model whereby a 
zero-to-one (one-to-zero) transition can only increase 
the number of ones (zeros) in the memory. Then utilizing 
a neighborhood model, an optimal test algorithm is 
derived. The justification for this is detailed in the 
next chapter. 
CHAPTER 3 
THE FAULT MODEL 
Random access memories typically contain a 
two-dimensional memory cell array cons i sting of n rows 
and m colmnns where n and m are equal to an integral 
power of two. Although there are numerous bipolar and 
Metal-Oxide Semiconductor (MOS) memory cell designs, on e 
basic principle is common to all RAMs. When a memory 
cell is to be accessed, the row and column select lines 
associated with the specified memory cell are activated. 
This memory cell resides at the intersection of the 
activated row and column and like all other cells in the 
memory, when functioning properly it is accesse<l un i -
quely. It is this operational princip le which is vio lated 
by the APIF. 
It is the intent of this paper to deve l op memory 
test algorithms to detect all Adjacent Pat tern Inter -
ference Faults (APIFs). These faults exhib it a "coupling 
between memory cells in the presence o f certain patterns 
of ones and zeros in other, nearby c e l ls. All coupling 
faults will be classified as "monotonic 11 write faults 
16 
For example, the operation of writing a one into cell 
c. is more likely to write an erroneous one into cell 
1 
C. than it is to write an erroneous zero into cell C .. J J 
This concept was first presented by J. P. Hayes (1975) in 
his paper "Detection of Pattern-Sensitive Faults in 
Random-Access Memories". Hayes suggested that an effec-
tive method of restricting test length is to restrict the 
kinds of PSFs that can occur. He indicated that in 
practical situations, only monotonic interactions need 
be considered, however noting that such restrictions on 
PSFs tend to complicate the test generation process. 
The concept of monotonic write faults is not new, but 
rather provides the basis for many of the most commonly 
used memory tests such as the Marching Ones and Zeros 
and the Walking Ones and Zeros tests (Colbourne 1974; 
Huston 1973; Shah 1976). 
In order to develop a fault model for monotonic 
coupling faults, the following definition is required: 
Definition: A memory cell C. is said to be coupled 
l 
to another memory cell C., if j, if and 
l 
only after a 0 to 1 (1 to 0) transition 
in cell C. changes the contents of cell 
J 
Ci only if the contents of cell Ci is 
one (zero), regardless of its previous 
contents. In this case, C. can be referred 
l 
17 
to as the coupled cell and C. can be 
- . J 
referred to as the coupling cell (Suk 1978). 
Coupling faults can occur due to parasitic capaci-
tive coupling between cells or due to leakage current 
from one cell to another (Fischer 1974). 
This can be caused by subthreshold current in the 
thick oxide separating one storage cell from another, 
interface charge trapping, ionic contamination and 
numerous other causes (Batdorf 1978; Green 1979; 
Hnatek 1976; Srini 1977). 
The above definitions of coupling faults may occur 
in combinations as given in Table 1. Since multiple 
coupling faults can exist between cells C. and C., the 
l J 
contents of the cells must be verified in such a way as 
to not enable the coupling faults to go undetected. 
This can occur when two coupling faults cancel each other 
out. For example, multiple coupling faults could exist 
as given in Figure 1 combination 10, with C. coupled 
l 
to C., the coupling cell, for both zero-to-one and 
J 
one-to-zero transitions. If C. is written back and 
J 
forth from a one to a zero and back to a one, Ci will 
undergo a similar set of erroneous transitions. If the 
contents of C. are not verified at the proper time, its 
l 
contents could appear unchanged, thereby the fault going 
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19 
undetected. The memory test algorithm developed in 
this paper is capable of detecting coupling faults 
between cells C. and C. occurring in any of the fifteen 
1 J 
possible combinations. 
The following general definition~ are necessary in 
order to develop memory testing algorithms. 
Definition: Every memory cell in a RAM has t .he 
following three states associated with 
its contents: 
a) Its internal state is the actual 
stored contents of the memory cell. 
b) Its apparent state is the value 
resulting from a read of the memory 
cell. 
c) Its expected state is the presumed 
contents of the memory cell after a 
write operation, assuming no errors 
have occurred. 
Definition: A memory fault is .said to have been 
detected when a difference between the 
expected state and the apparent state of 
one of the memory cells under test 
occurs. (Suk 1978). 
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Although the memory tests to be derived will be 
capable of detecting various faults which may occur 
throughout the RAM chip, they were specifically 
developed to detect coupling faults. Other failure 
modes may or may not be inadvertently detected as a 
result of coupling testing. This test problem therefore 
assumes integrity in the other portions of the RAM 
circuitry. For completeness, tests for APIFs should be 
used in combination with other complementary memory 
tests designed to detect faults in portions of the RAM 
outside of the memory array. 
CHAPTER 4 
THE NEIGHBORHOOD MODEL 
The neighborhood model assumes we are interested in 
detecting adjacent pattern interference faults (APIFs). 
An APIF is one in which writing to one cell in the 
memory interferes with the contents of another cell, a 
cell other than the one being accessed. As was stated 
in Chapter 2, numerous tests have been devised to detect 
APIFs between cells, however, these algorithms require 
N2 (such as Walking Ones and Zeros) memory accesses 
(where N is the number 0£ cells in the memory). This is 
because these tests do not take advantage of our know-
ledge of memory operation and architecture and presume 
coupling can occur between any two cells in the memory. 
Recently a more reasonable approach to APIFs between 
cells was introduced by J. P. Hayes (1975) called the 
neighborhood model. 
The neighborhood model is now widely accepted as a 
practical and effective bound on the extent of pattern 
interference between cells. It is based on the premise 
that the types of physical phenomenum which can cause 
APIFs to occur will predominantly affect cells which are 
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immediately adjacent to one another. The five-cell 
neighborhood model is made up of a single center cell 
surrounded by four cells, one each on the top, the bottom, 
the left and the right. It assumes that the only APIFs 
affecting the center cell occur as a result of writing to 
one of the four surrounding cells. The center cell, 
therefore, is not vulnerable to APIFs from 
non-neighborhood cells, or at least if such an APIF exists, 
the extent of the fault is such that it will also occur 
within the neighborhood. 
The five-cell neighborhood model has been used 
predominantly since larger neighborhoods are significantly 
more complicated (Hayes 1975; Nair 1978; Nickel 1980). 
Some investigation into APIFs in a nin~ell neighborhood 
has been performed by V. P. Srini (1976), however, the 
memory patterns used were not derived analytically and 
limited fault coverage is achieved. 
The following definitions are required to develop 
a formal neighborhood model: 
Definition: Let the memory under test (MUT) have a 
two-dimensional array organization with 
dimensions n cells by m cells, where n, 
m > 3. Let a specified cell in the MUT 
be designated the center cell. The center 
cell and the four cells adjacent to the 
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center cell (if they exist) located to the 
top, bottom, left and right will be desig-
nated neighborhood cells or just a 
neighborhood. The four neighborhood cells 
excluding the center cell will be referred 
to as the deleted neighborhood. 
Let C represent the center cell and T, B, L and R 
represent the deleted neighborhood cells top, bottom, 
left and right, respectively. A single memory cell in 
the MUT may assume a dynamic state during each memory 
operation, while the remaining memory cells assume a 
static state. The following definition introduces four 
symbols convenient to the subsequent discussion. 
Definition: There are four possible states for each 
memory cell during a memory operation as 
follows: 
1. Static state zero, denoted by "0", 
is a state of a memory cell when the 
memory cell keeps the content zero 
from the beginning till the end of 
the memory cycle. 
2. Static state one, denoted by "1", is 
a state of a memory cell when the 
memory cell keeps the content one from 
the beginning till the end of the 
memory cycle. 
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3. Dynamic state one, denoted by "t", is 
the state of a memory cell afteT the 
memory cell changes its content from 
zero to one as the result of a memory 
write operation. 
4. Dynamic state zero, denoted by "+", is 
the state of a memory cell after the 
memory cell changes its content from 
one to zero as the result of a memory 
write operation (Suk 1978). 
Definition: The Adjacent Neighborhood Pattern (ANP) 
for a five-cell neighborhood is the ordered 
quintuple, TBLRC, where T, B, L, R and C 
are the states of the top, bottom left, 
right and center cells, respectively. In 
order to verify the MUT for all APIFs, 
all valid ANPs must be generated in the 
five-cell neighborhood. This will ensure 
that if an APIF exists between the center 
cell and its deleted neighborhood, it will 
exhibit itself. 
For example, the quintuple (-lrOOOl) is an ANP where 
the top cell, T, of the neighborhood is in dynamic state 
zero to one while B, L, R and C are in static states 
0, O, 0 and 1, respectively. The contents of the center 
cell can be subsequently verified to determine if this 
ANP exhibits an APIF. 
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It can be easily seen that there 
are 64 distinct ANPs, given in Table 2, for the five-cell 
neighborhood. 
The neighborhood pattern provides a convenient 
technique for detecting coupling faults between adjacent 
cells. The 64 ANPs determine if the center cell, C, 
is coupled to any of the deleted neighborhood cells T, 
B, L, and R (see Chapter 3 on the Fault Model). 
CHAPTER S 
BOUNDING THE TEST PROBLEM 
The vast majority of RAM test applications are 
concerned with fault detection and not localization. 
Determining the location of a fault is generally not of 
interest since the IC devices themselves are not 
repairable. In addition, testing is normally terminated 
upon detection of the first fault since identifying 
additional failures is of little consequence. However, 
device manufacturers themselves may require the capa-
bility to localize failures since they may point out 
defects in the RAM design or the manufacturing process 
itself (Cocking 1975; Fee 1977). They are not only inter -
ested in the ANP and the location of the affected center 
cell, but they will normally continue the test to comple-
tion in an attempt to find additional failures. Fault 
location can easily be determined by extending the test 
algorithm in a manner which will be described later. 
Before developing memory test algorithms to detect 
APIFs ,. it is useful to determine the minimum number of 
memory operations required. In this way it can be 
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assessed whether the algorithm is indeed optimal and 
if" not, the number of excess operations required. In 
order to simplify the derivation of the lower bound on 
the total number of memory operations, we will assume 
that all memory cells are surrounded by four deleted 
neighborhood cells. The fact that cells at the corners 
and edges of the rectangular memory array have less than 
four deleted neighborhood cells will be dealt with by 
assuming that cells at the top edge of the memory array 
are adjacent to cells at the bottom edge and cells at 
the left edge are adjacent to those at the right edge. 
The following lemmas and proofs establish the minimum 
number of operations required to implement an optimal 
test algorithm to detect APIFs. The proof given results 
from inspection of Tables 2 and 3. 
Lemma 1: To generate all ANPs, 16 write operations per 
cell are required. 
Proof: Since the application of each ANP requires one 
write operation, 64 write operations on the 
four deleted neighborhood cells will require 
16 write operations each. This can be further 
verified by counting the number of transitions 
occurring for any of the cells T, B, L or R 
shown in Table 2. 
Lemma 2: 
Proof: 
Lemma 3: 
Proof: 
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To detect and locate all APIFs between the 
deleted neighborhood cells and the center cell, 
64 read operations are minimally required. 
In order to locate the failure, we must know 
precisely which ANP interfered with the center 
cell. To accomplish this, the contents of the 
center cell must be verified after applying 
each ANP. Therefore, since there are 64 ANPs, 
each center cell must be read at least 64 times. 
To detect (but not locate) all APIFs between 
the deleted neighborhood cells and the center 
cell, 24 read operations are minimally required. 
Referring back to Table 2, 32 of the ANPs 
involve zero to one transitions and 32 involve 
one to zero transitions (shown in the top and 
bottom halves of Table 2, respectively). Any 
of the zero to one transitions can cause the 
center cell to erroneously go from a zero to 
a one if an APIF exists and similarly any of 
the one to zero transitions can cause the 
center cell to erroneously change in value 
from a one to a zero. Therefore, the center 
cell must be verified prior to changing ove r 
from one-to-zero transitions to zero-to-one 
transitions (and vice versa). This is because 
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if multiple APIFs exist, the contents of the 
center cell could be interfered with and yet 
go undetected due to two APIFs involving oppo-
site transitions canceling each other out. 
From Table 3 it can be seen that 12 verifica-
tion points exist for each set of 32 ANPs. 
Thus there are 24 points at which the contents 
of the center cells must be read. 
Lemma 4: To initiali .ze the memory for generating all 
64 ANPs, 25 memory operations per cell are 
required. 
Proof: First of all, each of the cells in the memory 
must be initialized to a predetermined value. 
Secondly, in order to generate the 64 ANPs, 
the state of the center cells must be opposite 
to that of the direction of the deleted neigh-
borhood cell transitions. At each of the 24 
center cell verification points (see Lemma 3),. 
the contents of the deleted neighborhood cells 
is opposite to that of the center cells. 
Therefore, prior to generating the next set of 
ANPs, the contents of either the deleted neigh-
borhood cells or the center cells must be 
complemented. This requires that each cell in 
the memory be written an additional 24 times. 
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TABLE 3 
TABLE OF WRITE OPERATIONS REQUIRED TO 
GENERATE ALL THIRTY-TWO ANP'S I NVOLV 1 NG 
ZERO TO ONE TRANSITIONS 
T B L R T B L R 
- -
1 
"" 
0 0 0 
* 25 0 
.,,. 0 0 
2 1 + 0 0 -1, 26 ~ 1 0 0 
* 3 l 1 -t 0 ";" 27 1 1 0 ,,. 
* 4 1 1 1 4t -;'\ 28 1 1 -t 1 
5 0 + 0 0 * 2'9 0 ~ 0 0 6 0 1 1' 0 ·le 30 0 1 0 .,. -Jc 
7 0 1 I + -;': 31 0 1 't 1 * 8 
"" 
1 1 1 
* 32 + 1 1 1 9 0 0 t 0 -;'; 33 0 0 t 0 
10 0 0 1 t -;'; 34 -t 0 1 0 * 11 
"' 
0 l 1 
* 35 1 
.,. 1 0 ;"; 
12 1 
' 
1 1 
* 36 1 Ii 1 
'" 13 0 0 0 t * 37 0 0 ~ 0 14 ., 0 0 I ;', 38 0 
"' 
1 0 --;•, 
15 1 -r 0 1 ";,~ 39 it I 1 0 * 16 1 l t l * 40 ] ] 1 1: 17 ., 0 0 0 41 0 0 0 ,,. 
18 1 0 .,. 0 
* 
42 0 0 
"' 
1 ;'c 
19' 1 0 1 
"' 
;le 43 a 
"' 
1 l 
* 20 1 ,.,. 1 1 44 , l 1 li 
21 -t 0 0 0 45 a 0 a + 
22 1 0 0 + 71" 46 0 .,. 0 1 -!c 
2.3 1 0 
"' 
1 
* 
47 ~ 1 0 -/c 
24 1 t 1 J 48 1 l 1 
NOTE: 1) Asterisks ma :rk the first occurrence of each of the 
32 ANP 1 s .. 
2) The contents of the center cells must be verified 
after every four ANP's {twelve times in a 11). 
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Thus, the lower bound on the number of memory operations 
required to detect ANIFs associated with a memory com-
posed of N cells is: 
16N Generate ANPs 
24N Verify center cells 
25N Initialization 
6SN Memory operations total 
The lower bound on the number of memory operations 
required to detect and localize APIFs for a memory com-
posed of N cells is: 
16N Generate ANPs 
64N Verify center cells 
25N Initialization 
95N Memory operations total 
In order to obtain a minimal or near minimal test 
algorithm which satisfies the lower bounds stated in this 
chapter, the first difficulty which has to be overcome 
is the problem of overlap among five-cell neighborhoods. 
In the following chapter a method of achieving the effect 
of non-overlapping neighborhoods will be demonstrated. 
CHAPTER 6 
RAM CELL ASSIGNMENT 
As discussed earlier, the RAM cell array is a 
rectangular matrix with dimensions n by m, where n and 
m are integral powers of two. An 8 x 8 memory matrix 
will be utilized to illustrate RAM cell assignment. The 
resulting concepts and algorithms are applicable to all 
RAMs containing a rectangular cell array, regardless of 
their size. 
At this point the neighborhood model will be used 
along with the applicable sequence of operations within 
the neighborhood necessary to detect all APIFs. The 
problem at hand is that every cell of the memory is a 
center cell relative to those surrounding it or, in other 
words, the five-cell neighborhoods of the memory all 
overlap with one another. It is imperative that a method 
resulting in non-overlapping neighborhoods i~ developed 
if our algorithm to detect APIFs is to be near optimum. 
The alternative is to deal with each neighborhood 
separately, requiring several times the optimal number 
of operations .. 
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The memory array can £irst be subdivided into two 
complementary arrays, each looking like a checkerboard 
and each containing half of the cells in the memory. The 
following definitions establish the cell assignments for 
those arrays. 
Definition: Each cell of the memory array can be 
uniquely addressed by its row and column 
address. The row address will be disig-
nated i and the column address designated 
j. A memory cell can be specified in the 
array by its address (i, j). Since the 
memory array consists of n rows by m columns, 
the row address i can range from 0 to n-1 
and the column address j can range from 0 to 
m-1. For convention the lowest addressed 
cell in the memory array, (O, 0) will be 
located at the upper left hand corner of the 
matrix. 
Definition: Let CEVEN (CODD) represent a set of memory 
cells making up the subdivided memory cell 
array of deleted neighborhood ce lls whose 
center cells (C) all have addresses such 
that the sum of the row and column addresses 
is even (odd). Each of the cells of CEVE 
(CODD) represent deleted neighborhood cells 
Definition: 
whereby the corresponding center cells 
appear in CODD (CEVEN). 
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Let four symbols W, X, Y and Z be assigned 
to each cell in the memory such that every 
deleted neighborhood will consist of one 
cell with each symbol. Letting (i, j) 
represent the row and column address of 
each cell, respectively, Table 4 illustrates 
one possible set of assignments of these 
four cells. 
The resulting memory array assignment is illustrated in 
Figure 4. The following observations can then be made: 
Observation 1: Every cell in CEVEN (CODD) contains the 
four deleted neighborhood cells corre-
sponding to those center cells making up 
CODD (CEVEN). Furthermore, this neighbor-
hood contains each symbol W, X, Y and Z 
exactly once. All four possible pattern 
appearances are illustrated in Figure 4. 
Observation 2: Any two neighborhoods containing the same 
symbol in the same position, either top, 
bottom, left or right, are non-overlapping. 
These observations will play a major role in the 
derivation of a test algorithm. Figure S gives the final 
memory cell assignments of both CEVEN and CODD for the 
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TABLE 4 
MEMORY ARRAY CELL ASSIGNMENT 
CEVEN: 
row column j 
w 0 + 4°'< l + 4 (3 
2 + 4cx: 3 + 4(3 
x I + 4:-< 0 + 4 (3 
3 + 4o<" 2 + 4(3 
y 3 + 4C>'<; 0 + 4(3 
1 + 40'<: 2 + 4 (3 
z 2 + 4c:::-= 1 + 4p 
0 + 4c>< 3 + 4(3 
CODD: row column J 
w 0 + 4 oo< 0 + 40 
2 + 4.:>< 2 + 4(3 
x l + 4eo-< 3 + 4 i3 
3 + 4~ 1 + 4~ 
v 3 + 4e-c: 3 + 4 (3 
+ 4c--< 1 + 4(.3 
z 2 + 4o< 0 + 4 (3 
0 + 4C?< 2 + 4(3 
NOTE: o< = 0, 1 , 2, ... ' fN/4n)-1 whe.re N is the size of the 
13 = 0, J ' 2, ... ,. (N/4m)-1 memory with n rows and m 2k columns (i.e., N = n·m = 
where k is some pos iti ve 
integer) 
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Fig. 4. Development of Five Cell Neighborhood Patterns 
a) Memory Array Assignment Ceven with blackened 
cells representing center ce ls 
b) Four possible Result i ng Neighborhood Patterns 
a) 
b) 
CEVEN CODD 
c w c z c w I c z w ' c z c w 
x c y c x c y c c y c x c 
c z c w c z c w z c w c z 
y c x c y c x c c x c y c 
' C I w c z c w c z w c z c w 
I 
x c y c x c y c : c y c x c 
I 
r. z c w c z c w z c w c z 
y c x c y c x c c x c y c 
0 0 T w x 
0 x 
NOTE: T - TOP CELL, 
L LEFT CELL, 
C - CENTER CELL 
y 
z 
B - BOTTOM CELL 
R - RIGHT CELL 
Fig. 5. Cell Assignment in an 8 X 8 Memory Array 
,a) Array 
b} Four Neighborhood Patterns 
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c z c 
y c x 
c w c 
x c y 
c z c 
y c x 
c w c 
x c y 
B L R c 
x v z c 
y z w c 
z w x c 
w x y c 
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8 x 8 memory array. Note that with the center cells 
properly initialized, every time the contents of one 
0£ the deleted neighborhood cells is changed, one of the 
64 possible ANPs (see Table 2) is generated for the 
corresponding center cell. It then follows that if every 
cell in CEVEN which is assigned the same symbol undergoes 
a transition, this generates one of the 64 ANPs for all 
N/2 cells in CODD. Thus it is possible to generate ANPs 
for N/2 cells by writing to N/8 cells in the MUT . The 
next chapter will make use of this property by deter~in­
irtg a test sequence which will generate all 64 ANPs in 
this manner while requiring a minimal number of operations. 
CHAPTER 7 
DETERMINING A MINIMUM SEQUENCE 
In order to determine t~e sequence of memory 
operations which will result in an optimal test for 
APIFs, it is necessary to analyze the state diagram of 
the four deleted neighborhood cells, W, X, Y and Z. It 
is desirable to make use of the theory of directed 
graphs, heretofore referred to as digraphs in perform-
ing this analysis. The application of digraph construction 
to determine a minimal sequence of memory operations was 
first used by D. S. Suk (1978). 
In order to maintain standard terminology the source 
Suk referenced in his paper, "Structural Models: An 
Introduction to the Theory of Directed Graphs" by 
F. Harary, Norman, and Cartwright, (1965) was used for 
the definitions which follow: 
Definition: A relation is a network of nodes and arcs in 
which no two distinct arcs are redundant. 
In the subsequent discussion we utilize the 
notation V. to denote node V. and v.v. to 
1 1 1 J 
denote an arc from node v. to V .. 
1. J 
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Definition: A relation is irreflexive if no node has an 
arc which is a loop back to itself. 
Definition: A node-arc sequence is an alternating 
sequence of nodes and arcs such that each 
preceding arc of the sequence ends on the 
node of the succeeding arc. A node-arc 
sequence is written in the form: v1v2 ... V0 • 
The node v1 is the initial node of the 
sequence and node V is the terminal node 
n 
of the sequence. 
Definition: A closed sequence is an arc-node sequence 
in which the initial and terminal nodes of 
the sequence are the same node. This is 
also referred to as a cycle. 
Definition: A digraph is an irreflexive relat ion. In 
other words, it is a network with no loops 
or parallel arcs. 
Definition: A symmetric digraph is one in which each 
pair of nodes is joined by two arcs, one 
Definition: 
from V. to V. (V.V.) and one from V. to 
1 J 1 J J 
V. (V. V.). 
1 J 1 
The indegree of node Vi' written id(Vi), is 
the number of arcs entering the node Vi 
and the outdegree of node Vi, written 
od(V.) is the number of arcs leaving V .. 
1 1 
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Def~nition: A digraph is Eulerian if for every node 
Definition: 
Vi, the number of arcs entering the node 
is equal to the number of arcs leaving it. 
In other words, the indegree of node v. is 
l 
equal to the outdegree of node V. , written 
l 
id(V.) = od(V.), for all i. 
1 l 
If a digraph is Eulerian, it is possible to 
start at any node V., travel along each arc 
l 
exactly once, and return to node v .. 
l 
a cycle is called an Eulerian cycle. 
Such 
Definition: A collection of cycles is said to be 
arc-disjoin~ if no two cycles have an arc 
in common. Two arc-disjoint cycles may, 
of course, have nodes in common. 
Definition: A trajectory is an arc-node sequence in 
which no arc occurs more than once. A 
trajectory which contains every arc of a 
digraph is called arc-complete. 
Definition: A digraph is called transversable if it 
has an arc-complete closed trajectory. A 
symm 1etric digraph is transversable. 
Definition: A digraph may be decomposed into a collection 
of arc-disjoint subgraphs, groups of which 
may be joined together to form new d i graphs 
which are subsets of the original digraph. 
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The four cell assignments W, X, Y and 'Z can be grouped 
to represent a four-digit binary number, WXYZ, as 
follows: 
w x 2 3 
x x 2 2 
Y x 21 
z x 2° 
The value of WXYZ can range from 0000 thru 1111, 
allowing it to assume any of 16 binary values. Each of 
these 16 binary values can be assigned to a node on our 
deleted neighborhood digraph. Those nodes which are 
a Hamming distance one from each other (i.e., differing 
in only a single digit position) can be connected with 
bidirectional arcs. The resulting digraph is shown in 
Figure 6. As is seen in the figure, those nodes which 
are a Hamming distance of two or greater from each other 
are not connected by an arc. For example, the two nodes 
0010 and 0110 are a Hamming distance of one from each 
other and connected by an arc while nodes 0010 and 0111 
are a Hamming distance of two apart and therefore there 
is no arc between them. 
The digraph resulting from the above is clearly 
Eulerian since the indegree is equal to the outdegree 
£or each node. It is therefore possible to traverse 
each of the 64 arcs exactly once and return to the initial 
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node of the sequence. Each of the arcs represents a 
transition in one of the four binary digits. The arc 
between any two nodes WXYZ can be represented with an up 
or down arrow in the digit position which is in transi-
tion. An arrow pointing upwards will indicate a change 
in value from zero to one while one pointing downwards 
will indicate a change from one to zero. The 64 arcs 
of the deleted neighborhood digraph correspond to the 
ANPs in Table 2 discussed earlier. 
Since the deleted neighborhood digraph is symmetric 
and Eulerian, there exists an arc-complete trajectory 
which will generate all 64 ANPs with a minimum number of 
memory write operations to the neighborhood cells. 
Referring back to our neighborhood model (Chapter 4), 
it was shown that to detect APIFs, the state of the center 
cell must be initially opposite to the direction of the 
transitions occurring within the deleted neighborhood. 
In order to minimize the total number of memory operations, 
one must therefore also minimize the number of read and 
write accesses to the center cells. The center cells 
must be verified after one or more deleted neighborhood 
transitions in the same direction have taken place and 
before the value 0£ the deleted neighborhood cells is 
complemented to begin transitions in the opposite direc-
tion. The problem is then to minimize the number of 
changes in transition direction that must take place 
while traversing the digraph. 
46 
The initial step is to decompose the deleted neigh-
borhood digraph into a series of subgraphs, each of 
which is Eulerian as shown in Figure 7. The arcs of 
each subgraph are then further subdivided into groups of 
arc-disjoint sequences whose transitions are all occur -
ring in the same direction. One such set of arc-disjoint 
sequences is illustrated in Table S. It is possible to 
group the 16 arcs given in Table 5 a) with those in 
Table 5 b) resulting in 24 sets of transition sequences 
occurring in the same direction. These 24 arc-disjoint 
sequences are illustrated in Figure 8. 
These 24 arc-disjoint sequences of Table 8 can be 
utilized by joining them into a series of closed sequences 
forming an Eulerian cycle for the deleted neighborhood 
digraph. The sequence in which the 64 arcs are traversed 
form the basis of our test algorithm to detect APIFs. 
In the process of transversing all 64 arcs, the contents 
of the center cell must be verified and changed a mini-
mum of 24 times in all (see Table 3,). A total of 88 
transition operations are required, counting the 24 
required center cell transitions. These 88 entries are 
required to generate all ANPs and are illustrated in 
Table 6. 
47 
-0 cu 
(1) c 
c.n 0 
0 
0. c.n .µ 8 -g_ u (1) 
u ro ,_ 
QJ L-
--
Cl O') 
-0 
_c 
...0 
..c: ::::J ...0 
0. (/) 
cu Vl ,_ c 
en ro 
u 
Cl L- L-
Q) cu 
-0 
0 ::::J ..c: 
0 L.l.J u 
..c: .,, ,_ >< La.J 0 
...0 (/) 
ro ..c: 
en o Q) 
·-
....., 
.µ 
QJ c 0 
:z :z 
,........ 
Ol 
LL 
c 
0 
u 
...__... 
48 
TA
BL
E 
5 
SI
XT
Y~
FO
UR
 A
NP
'S 
CO
RR
ES
PO
ND
ING
 T
O 
PA
TH
S 
ON
 T
HE
 
ST
AT
E 
DIA
GR
AM
 O
F 
A
 FI
VE
 C
EL
L 
NE
IGH
BO
RH
OO
D 
w
 x
 
v 
z 
w
 x
 
y 
z 
w
 x
 
y 
z 
w
 x
 
y 
z 
o
 o
 o
 a
 
~
 
o
 o
 o
 T
 
0 
0 
0 
0 
4 
o
 o
 o
 T
 
0 
0 
0 
0 
~
 
0 
0 
' 
0 
0 
0 
0 
.
o
 
4 
0 
0 
I 
0 
0 
0 
0 
0 
~
 
0 
I 
0 
0 
0 
0 
0 
0 
4 
0 
' 
0 
0 
0 
0 
0 
0 
~
 
1 
0 
0 
0 
0 
0 
0 
0 
4 
1 
0 
0 
0 
~
 
1 
I 
1 
0 
' 
1 
I 
I 
-
l 
' 
1 
I 
0 
~
 
1 
1 
0 
I 
I 
I 
I 
I 
4 
I 
I 
0 
' 
t-
I 
0 
I 
' 
1 
1 
' 
I 
4 
' 
0 
I 
I 
~
 
0 
I 
I 
I 
I 
' 
I 
' 
~
 
0 
' 
1 
I 
a) 
w
 x
 
y 
z 
w
 
x 
y 
z 
w
 x
 
y 
z 
w
 
x 
y 
z 
w
 x
 
y 
z 
w
 
x
 y
 z
 
o
 o
 o
 T
 ~
 
o
o
T
T
 (-
o
T
T
T
 
o
o
a
T
 ~
 
o
T
o
T
 4
 
o
T
T
T
 
0 
0 
0 
I 
~
 
I 
0 
0 
I 
{;:-
I 
0 
' 
1 
0 
0 
0 
I 
-
7 
0 
0 
' 
' 
4 
I 
0 
I 
I 
0 
0 
0 
I 
~
 
0 
I 
0 
I 
~
 
I 
I 
0 
I 
0 
0 
0 
I 
4 
I 
0 
0 
I 
~
 
I 
I 
0 
I 
0 
0 
1 
0 
~
 
0 
1 
l 
0 
~
 
0 
I 
1 
' 
0 
0 
I 
0 
4 
0 
0 
1 
1 
~
 
0 
1 
1 
I 
0 
0 
1 
0 
~
 
0 
0 
I 
I 
~ 
' 
0 
' 
I 
0 
0 
' 
0 
~
 
' 
0 
l 
0 
-
!) 
' 
0 
I 
,
 
0 
0 
1 
0 
(-
I 
0 
I 
0 
~
 
I 
' 
I 
0 
0 
0 
I 
0 
~ 
0 
' 
I 
0 
-
lo 
I 
I 
I 
0 
0 
' 
0 
0 
"
"
'"
 
0 
I 
0 
1 
~
 
0 
I 
I 
1 
0 
I 
0 
0 
~ 
0 
I 
' 
0 
-
> 
0 
I 
I 
I 
0 
1 
0 
0 
~
 
I 
I 
0 
0 
~
 
I 
1 
0 
' 
0 
I 
0 
Qi 
4 
0 
I 
0 
I 
4 
I 
1 
0 
I 
0 
,
 0
 
0 
~
 
0 
I 
I 
0 
~
 
I 
1 
I 
0 
0 
I 
0 
0 
4 
I 
I 
0 
0 
~
 
1 
I 
' 
0 
0 
0 
1 0 
~
 
I 
0 
I 
0 
~
 
I 
0 
I 
1 
1 
0 
0 
0 
4 
1 
0 
0 
I 
~ 
I 
0 
I 
I 
0 
10 
0 
~
 
1 
0 
0 
1 
~
 
I 
I 
0 
1 
I 
0 
0 
0 
~
 
1 
1 
0 
0 
.
.
:, 
1 
' 
0 
I 
0 
0 
0 
~
I
 
I 
0 
0 
t-
I 
I 
I 
0 
1 
0 
0 
0 
~
 
I 
0 
' 
0 
~ 
I 
' 
I 
0 
b) 
~
 
\.0
 
·Note: 
* impltes the contents 
of the center cells 
are verified and then 
complemented. 
d) 
so 
write all 
cells to one 
Fig. 8. Twenty-Four Arc-Disjoint Sequences Composing the 
Neighborhood Digraph 
51 
f) 
Fig. B~Continued 
52 
k) 
Fig. 8-Continued 
S3 
F1g. 8-Continued o) 
54 
r) 
s) 
Fig. 8-Continued 
SS 
* 
x) 
Test Complete 
TA
BL
E 
6 
AN
P 
OP
ER
AT
IO
NA
L 
SE
QU
EN
CE
 T
AB
LE
 
w
 
x 
y 
z 
c 
w
 
x 
y 
z 
c 
w
 
x
 
y 
z 
c 
1 
"
i 
T 
T 
T 
T 
23
 
o
 T
 T
 T
 ~
 
45
 
o
 T
 T
 T
 if
 
2 
0 
.
.
.
.
 
1 
J, 
1 
24
 
0 
I 
I 
~ 
I 
~6
 
0 
I 
'V 
I 
1 
3 
0 
0 
·Ji 
I 
J 
25
 
0 
'1-
I 
0 
I 
~7
 
0 
J 
0 
"
' 
1 
4 
0 
0 
0 
Ji 
1 
26
 
0 
0 
\V 
0 
1 
~8
 
0 
'1'
 
0 
0 
l 
5 
0 
0 
0 
0 
\' 
27
 
0 
0 
0 
0 
\f 
~9
 
0 
0 
0 
0 
~ 
6 
0 
0 
0 
t 
0 
28
 
0 
0 
.
f' 
0 
0 
so
 
0 
1' 
0 
0 
0 
7 
0 
0 
"
"
 
1 
0 
29
 
0 
t 
I 
0 
0 
51 
0 
1 
0 
1·
 
0 
a, 
.
,.
 
0 
I 
I 
0 
30
 
t-
I 
I 
0 
0 
52 
t 
I 
0 
1 
0 
9 
J 
'" 
I 
' 
0 
31
 
l 
l 
I 
it-
0 
53
 
I 
I 
If·
 
1 
0 
JO
 
I 
l 
1 
I 
t/' 
32
 
I 
I 
I 
I 
If'
 
54
 
1 
I 
I 
' 
1-
JI 
I 
·~ 
I 
I 
J 
33
 
' 
1 
I 
t 
I 
55
 
I 
J 
\V 
1 
I 
I 2
 
1 
0 
~ 
' 
1 
34 
1 
~
 
I 
0 
1 
56
 
1 
I 
0 
'V
 
1 
13
 
.
,.
,,
 
0 
0 
I 
I 
35
 
'JI 
0 
I 
0 
I 
57
 
t 
' 
0 
0 
I 
14
 
0 
0 
0 
1 
·~ 
36
 
0 
0 
I 
0 
~ 
58
 
0 
l 
0 
Q 
'JI 
15
 
11' 
0 
0 
1 
0 
37
 
.
fl 
0 
1 
0 
0 
59
 
1 
1 
0 
0 
0 
16
 
I 
1' 
0 
I 
0 
38
 
1 
0 
I 
t 
0 
60
 
I 
I 
-
t 
0 
0 
17
 
1 
1 
0 
1 
/f' 
39
 
1 
0 
1 
' 
1' 
61
 
1 
I 
1 
0 
1' 
18
 
"' 
1 
0 
1 
1 
40
 
"
"
 
0 
I 
1 
I 
62
 
I 
J 
'-
+' 
0 
I 
19
 
o
 '
v 
0 
I 
1 
41
 
0 
0 
I 
'it
 
I 
63
 
1 
.
,,
 
0 
0 
I 
20
 
0 
0 
0 
1 
·~ 
42
 
0 
0 
I 
0 
"
"
 
64
 
"
"
 
0 
0 
0 
I 
21
 
0 
1' 
0 
l 
0 
43 
0 
0 
I 
"
"
 
0 
65
 
0 
0 
0 
0 
"
'
 
22
 
0 
I 
1' 
I 
0 
44
 
0 
it-
1 
I 
0 
66
 
11
' 
0 
0 
0 
0 
w
 x
 
y 
z 
c 
67
 
T 
~ 
o
 o
 o
 
68
 
I 
J 
0 
1'
 
0 
69
 
1 
1 
0 
I 
it-
70
 
1 
\(I
 
0 
J 
' 
71 
' 
0 
0 
\ll
 
I 
72
 
1 
0 
0 
0 
'll
 
73
 
' 
0 
0 
"
'
 
0 
74
 
I 
0 
t 
1 
0 
75
 
1 
0 
I 
l 
!J'
 
76
 
I 
0 
I 
t 
I 
n
 
1 
0 
'¥ 
0 
1 
78
 
I 
0 
0 
0 
\V
 
79
 
I 
0 
,.,
.. 
0 
0 
80
 
l 
1' 
I 
0 
0 
81
 
1 
I 
I 
0 
1' 
82
 
"
' 
1 
I 
0 
1 
83
 
0 
1 
\JI
 
0 
I 
8l1
 
0 
I 
0 
0 
'
V 
85
 
0 
I 
1'
 
O
 
0 
86
 
0 
' 
1 
1' 
0 
87
 
,,.
. 
I 
1 
1 
0 
88
 
1 
1 
' 
1 
1' 
ln
 
0
\ 
57 
It is now possible to develop an algorithm to detect 
APIFs utilizing the ANP Operational Sequence given in 
Table 6. The resulting three-step procedure to detect 
APIFs, denoted DAPIF, is given in Table 7 . The first 
step is to initialize the memory. Steps two and three 
then consist of executing each of the ANP Operational 
Sequence-s for memory array assignments CEVEN and CODD, 
respectively. As discussed earlier, at the end of each 
sequence of deleted .neighborhood cell transitions (in 
the same direction) , the center cells are first verified 
and then written to their complement value. The number 
of memory operations required to perform algorithm DAPIF 
are shown in Table 8. For the neighborhood model under 
test, this test length, 6SN, is optimal. 
An example of algorithm DAPIF applied to a 4 x 4 
memory array composed of 16 cells is given in Figure 9. 
For a memory of this size, 176 steps composed of (65) 
(16) = 1040 memory operations are required. In other 
words, afte~ performing these 1040 memory operations, if 
all tests were successfully completed, the 16 cell memory 
can be presumed free of APIFs for the five-cell neighbor-
hood model presented in this paper. The total number of 
memory operations required is demonstrated to be 65N, 
which is in fact the minimal number as shown in Chapter 5. 
TABLE 7 
ALGORITHM TO DETECT APIFs (DAPIF) 
DAPIF 
write 
memory to 
a11 ones 
set entry 
counter 
to one 
get entry 
from seq. 
table 6 
*Algorithm performed twice, 
once for array assignment 
CEVEN and once for array 
assignment CODD. 
verify 
">-----.-contents of 
center ce 11 s 
per orm 
indicated 
write 
operation 
increment 
entry 
counter 
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CHAPTER 8 
SUMMARY AND CONCLUSIONS 
Fault testing algorithms for solid state RAMS 
generally fall into either of the following two 
categories: (1) when the test length is reasonably 
short, fault coverage is inadequate; (2) when a test 
algorithm has comprehensive coverage of faults, the test 
lengths become impractically long to be used for larger 
sized RAMS. In addition, most of the test algorithms 
were designed by using heuristic approaches rather than 
analytical. 
The memory test algorithm presented in this paper is 
of a moderate test length without severely compromising 
the fault coverage. It di£fers from other algorithms 
primarily in the nature of the fault model and presumed 
realm of fault interactions. By adopting the restriction 
that all coupling faults are monotonic write faults occur-
ring in a five-cell neighborhood, a comprehensive fault 
detection algorithm of minimal test length can be 
developed. This is an improvement over other PSF detec-
t ion algorithms due to its reduced test length. 
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The DAPIF memory test algorithm should be used in 
conjunction with other tests which detect other types of 
failures and which verify the remainder of the RAM's 
internal circuitry. Because of the simplicity of algor-
ithm DAPIF, it can be easily implemented for both chip 
and memory board applications. This is of particular 
interest since memory faults account for a dispropor-
tionate number of computer system failures. 
CHAPTER 9 
SUGGESTIONS FOR FUTURE RESEARCH 
The principle factor in the fault coverage of PSF 
test algorithms is the restrictions placed on the neigh-
borhood. In this paper, the neighborhood was restricted 
to five cells, a center cell and the four cells at its 
top, bottom, left and right. Even though this restric-
tion can be justified to a certain extent, it is more 
desirable if the size of the neighborhood can be expanded. 
While it was shown that it is impractical to consider 
unrestricted PSFs, some neighborhoods which merit 
investigation include the entire row and column of the 
center cell or the four cells at the upper left, lower 
left, upper right and lower right corners of the center 
cell making a nine-cell neighborhood. 
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DEFINITION OF TERMS 
Adjacent Neighborhood Pattern (ANP) - A pattern of ones 
and zeros and a transition in the neighborhood cells. 
Adjacent Pattern Interference Fault (APIF) - See mono-
tonic write fault. 
Apparent State - The value resulting from a read of the 
memory cell. 
Arc-complete - A trajectory which contains every arc of 
a digraph. 
Arc-disjoint - A collection of cycles which have no arc 
in common. 
Bipolar device - An electronic device whose operation 
depends on the transport of both holes and electrons 
(i.e., positive and negative charges). 
Cell - A uniquely addressable storage location in the 
memory. 
Cell Assignment - The use of symbols to map out the 
memory array to enable patterns applicable to the 
ne~ghborhood model to be identified. 
CEVEN - The subdivided memory array of deleted neighbor-
hood cells whose center cells all lie on even (row 
plus column) addresses). 
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Closed Sequence - A node-arc sequence in which the 
initial and terminal nodes of the sequence are the 
same. This is also referred to as a cycle. 
CODD - The subdivided memory array of deleted neighbor-
hood cells whose center cells all lie on odd (row 
plus column) addresses. 
Coupled Cell - When a transition in cell C. causes the 
1 
value of cell C. to change, C. is referred to as the 
J J 
coupled cell. 
Coupling Cell - When a transition in cell C. causes the 
1 
value of cell C. to change, C. is referred to as the J 1 
coupling cell. 
Coupling Fault - A zero-to-one or one-to-zero transition 
in a memory cell which changes the state of another 
cell in the memory to that same value. 
Cycle - See closed sequence. 
DAPIF - Acronoym for an algorithm to Detect Adjacent 
Pattern Interference Faults. 
D.C. Parameter Testing - Tests for measurable parameters 
such as power dissipation, noise margins and leakage 
currents. 
Decomposed digraph - A digraph broken down into a 
collection of arc-disjoint subgraphs. 
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Deleted Neighborhood - The set of neighborhood cells 
excluding the center cell. In a five-cell neighbor-
hood, it is the four cells to the top, bottom, left 
and right of the center cell. 
Digraph - A directed graph which has the property of 
being an irreflexive relation (i.e., a network with 
no loops or parallel arcs). 
Dynamic State - See transition. 
Eulerian - A digraph is Eulerian if for every node, the 
indegree is equal to the outdegree (i.e., the number 
of arcs entering each node is equal to the number 
of arcs leaving it). 
Eulerian cycle - A cycle whereby each arc is traversed 
exactly once and the starting and terminating node 
is the same. 
Expected state - The expected contents of the memory 
cell following a write operation. 
Fault detection - When a difference between the expected 
state and the apparent state of one of the memory 
cells under test occurs. 
Fault location - The failed cell and the ANP which 
enabled the APIF to be detected. 
Fault model - Representation of the manner in which the 
faults of interest are expected to occur.· 
Five-cell neighborhood - A memory cell surrounded by 
four cells at its top, bottom, left and right. 
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Hamming distance - The number of digits differing between 
two binary numbers. 
IC - Integrated Circuit (Solid State) - A combination of 
interconnected circuit elements inseparably 
associated on or within a continuous substrate. 
Indegree - The indegree of a node is the number of arcs 
entering the node. 
Internal State - Actual stored contents of the memory 
cell. 
Irreflexive - A relation is irreflexive if no node has 
an arc which is a loop back to itself. 
Lemma - A subsidiary preposition assumed to be valid and 
used to demonstrate a principal proposition. 
Marching Ones and Zeros - A basic memory test which gives 
the appearance of a parade of ones or zeros marching 
through the memory. 
Memory Array - The portion of the RAM device containing 
the storage elements. It is made up of a planar 
arrangement of cells consisting of n rows and m 
columns. 
Memory Operation - The performance of a RAM read or write 
access. 
Memory under test (MUT) - The memory cell array to 
which the test algorithm is being applied. 
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Metal-Oxide-Semiconductor (MOS) transistor - An active 
semiconductor device in which a conducting channel 
is induced in the region between two electrodes by 
a voltage applied to an insulated electrode on the 
surface of the region. The transition region is a 
majority carrier conductor, available in either 
positive-hole or negative, free-electron, types. 
Minimum Sequence - See Optimal Test Algorithm .. 
Monotonic Write Fault - A PSF such that an ANP involving 
a transition opposite to the state of the center cell 
will cause the state of the center cell to change. 
Neighborhood - A memory cell and the surrounding cells 
making up the defined area in which restricted PSFs 
will be considered. 
Nine-Cell Neighborhood - An extension of the five-cell 
neighborhood with the cells to the upper left, upper 
right, lower left and lower right of the center cell 
also considered in the neighborhood. 
Node-arc sequence - An alternating sequence of nodes and 
arcs. 
Operation - See Memory Operation. 
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Optimal Test Algorithm - The minimum sequence 0£ memory 
operations required to detect all faults defined in 
the fault model. 
Outdegree - The out~egree of a node is the number of 
arcs leaving the node. 
Pattern Sensitive Fault (PSF) - Device anomalies such as 
dynamic timing parameters, current leakage and 
parastic capacitance which cause the RAM to be 
sensitive to transitions and/or patterns in memory. 
Pattern Sensitivity Testing - Tests which detect the 
RAM's sensitivity to transitions and/or patterns in 
memory. 
Random Access Memory (RAM) - A semiconductor storage 
device in which the access time is independent of the 
location of the data. 
Relation - A network of nodes and arcs in which no two 
distinct arcs are parallel. 
Semiconductor - A material with conductivity roughly 
midway between that of conductors and insulators and 
with which the conductivity increases with temperative 
over a certain temperature range. 
State ·- See internal state, apparent state and expected 
state. 
Static state - The value 0£ the memory cell maintained 
across the duration of the memory cycle. 
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Stuck-at-Fault - A cell in the memory whose state remains 
independent of reads and writes to it. 
Symmetric digraph - A digraph in which each pair 0£ 
nodes is joined by two arcs in opposite directions. 
Test Algorithm - A predetermined sequence of memory read 
and write operations designed to test the memory for 
faults defined in the fault model. 
Trajectory - A node-arc sequence in which no arc occurs 
more than once. 
Transition - A memory cell whose state is changing from 
one to zero or zero to one during a memory write 
oper.ation. 
Transition Fault - When a cell fails to undergo a 
zero-to-one and/or a one-to-zero change in state on 
a write cycle. 
Traversable - A non-trivial digraph which has an arc-
complete closed trajectory. 
Walking Ones and Zeros - An extensive memory test which 
gives the appearance of a single "one" bit walking 
thro~gh a sea of zeros after which a "zero" bit is 
walked through a sea of ones. 
DEFINITION OF NOTATION 
C., C. - Symbol for cells at locations i and J·, 
1 J 
respectively, in the memory where 0 ~ i, j ~ N-1. 
m - Number of columns in the memory cell array. 
n - Number of rows in the memory cell array. 
N The riumber of cells in the memory array. 
T, B, L, R, C - Symbols representing the top, bottom, 
left, r~ght and center cells, respective l y, in a 
five-cell neighborhood. 
v. - Symbol for node v .. 
l l 
V.V. - Symbol for an arc from node V. to node V . • 
l J 1 J 
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W, X, Y ' · Z - Symbols representing the four cell ass ign -
ments of cells in CEVEN AND CODD. 
t, : .i. - Symbols for zero-to-one transition and one -to -zeTO 
transition, respectively. 
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